Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
I
inox
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
LARA
inox
Commits
eb451d8e
Commit
eb451d8e
authored
9 years ago
by
Manos Koukoutos
Browse files
Options
Downloads
Patches
Plain Diff
Indentation
parent
0b385d1a
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
src/main/scala/leon/solvers/smtlib/SMTLIBQuantifiedSolver.scala
+10
-10
10 additions, 10 deletions
...in/scala/leon/solvers/smtlib/SMTLIBQuantifiedSolver.scala
with
10 additions
and
10 deletions
src/main/scala/leon/solvers/smtlib/SMTLIBQuantifiedSolver.scala
+
10
−
10
View file @
eb451d8e
...
...
@@ -27,16 +27,16 @@ trait SMTLIBQuantifiedSolver extends SMTLIBSolver {
val
inductiveHyps
=
for
{
fi
@FunctionInvocation
(
tfd
,
args
)
<-
functionCallsOf
(
cond
).
toSeq
}
yield
{
val
formalToRealArgs
=
tfd
.
params
.
map
{
_
.
id
}.
zip
(
args
).
toMap
val
post
=
tfd
.
postcondition
map
{
post
=>
application
(
replaceFromIDs
(
formalToRealArgs
,
post
),
Seq
(
fi
)
)
}
getOrElse
BooleanLiteral
(
true
)
val
pre
=
tfd
.
precondition
getOrElse
BooleanLiteral
(
true
)
and
(
pre
,
post
)
}
val
formalToRealArgs
=
tfd
.
params
.
map
{
_
.
id
}.
zip
(
args
).
toMap
val
post
=
tfd
.
postcondition
map
{
post
=>
application
(
replaceFromIDs
(
formalToRealArgs
,
post
),
Seq
(
fi
)
)
}
getOrElse
BooleanLiteral
(
true
)
val
pre
=
tfd
.
precondition
getOrElse
BooleanLiteral
(
true
)
and
(
pre
,
post
)
}
// We want to check if the negation of the vc is sat under inductive hyp.
// So we need to see if (indHyp /\ !vc) is satisfiable
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment